- 您现在的位置：买卖IC网 > Sheet目录345 > MT42L256M32D4KP-3 IT:A (Micron Technology Inc)IC LPDDR2 SDRAM 8GBIT 168FBGA
2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
Clock Period Jitter
t LZ(DQ), t HZ(DQ), t DQSCK, t LZ(DQS), t HZ(DQS)
These parameters are measured from a specific clock edge to a data signal transition
(DM n or DQ m , where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be
met with respect to that clock edge. Therefore, they are not affected by t JIT(per).
t QSH, t QSL
These parameters are affected by duty cycle jitter, represented by t CH(abs)min and
t CL(abs)min. These
parameters determine the absolute data valid window at the device
pin. The absolute minimum data valid window at the device pin = min [( t QSH(abs)min
× t CK(avg)min - t DQSQmax - t QHSmax), ( t QSL(abs)min × t CK(avg)min - t DQSQmax -
t QHSmax)]. This minimum data valid window must be met at the target frequency re-
gardless of clock jitter.
t RPST
t RPST
is affected by duty cycle jitter, represented by t CL(abs). Therefore, t RPST(abs)min
can be specified by t CL(abs)min. t RPST(abs)min = t CL(abs)min - 0.05 = t QSL(abs)min.
Clock Jitter Effects on WRITE Timing Parameters
t DS, t DH
These parameters are measured from a data signal (DM n or DQ m , where n = 0, 1, 2, 3;
and m = DQ[31:0]) transition edge to its respective data strobe signal (DQS n , DQS n #: n
= 0,1,2,3) crossing. The specification values are not affected by the amount of t JIT(per)
applied, because the setup and hold times are relative to the clock signal crossing that
latches the command/address. Regardless of clock jitter values, these values must be
met.
t DSS, t DSH
These parameters are measured from a data strobe signal crossing (DQS x , DQS x #) to its
clock signal crossing (CK/CK#). The specification values are not affected by the amount
of t JIT(per)) applied, because the setup and hold times are relative to the clock signal
crossing that latches the command/address. Regardless of clock jitter values, these val-
ues must be met.
t DQSS
t DQSS
is measured from the clock signal crossing (CK/CK#) to the first latching data
strobe signal crossing (DQS x , DQS x #). When the device is operated with input clock jit-
ter, this parameter must be derated by the actual t JIT(per),act of the input clock in ex-
cess of t JIT(per),allowed.
tDQSS(min,derated) = 0.75 - t JIT(per),act,min – tJIT(per),allowed, min
tCK(avg)
tDQSS(max,derated) = 1.25 – tJIT(per),act,max – tJIT(per),allowed, max
tCK(avg)
For example, if the measured jitter into an LPDDR2-800 device has t CK(avg) = 2500ps,
t JIT(per),act,min = -172ps, and t JIT(per),act,max = +193ps, then:
t DQSS,(min,derated)
= 0.75 - ( t JIT(per),act,min - t JIT(per),allowed,min)/ t CK(avg) =
0.75 - (-172 + 100)/2500 = 0.7788 t CK(avg), and
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
140
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
MT45W1MW16BDGB-708 AT
IC PSRAM 16MBIT 104MHZ 54VFBGA
MT48H32M16LFB4-75B IT:C
IC SDRAM 512MB 54VFBGA
MT48H8M16LFB4-75 IT:K TR
IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34
CONTACT INSERT PIN
MX841BE
IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR
IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F
MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1
MOTOR BRUSHED DC 8V 4714RPM
相关代理商/技术参数
MT42L256M32D4KP-MS
制造商:Micron Technology Inc 功能描述:256MX32 LPDDR2 PLASTIC IND TEMP GREEN WFBGA 1.2V - Bulk